Bangalore, Karnataka, India
Information Technology
Full-Time
Cyient
Overview
Experience: 10+ years
- Should have worked hands-on extensively on full chip DFT design,
- Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus.
- Should have participated in successful tapeouts ofSoC/ASIC chips at 14nm or below and achieved test targets.
- Descent understanding of front-end SoC/ASIC design and implementation including Synthesis and STA.
- Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies & process
- Excellent problem solving and debugging skills. Proactive in nature
- Leading junior teams, Mentoring/Training and Project leadership.
- Excellent Customer interaction, Communication and Team work skills
Similar Jobs
View All
Talk to us
Feel free to call, email, or hit us up on our social media accounts.
Email
info@antaltechjobs.in